



FIG. 1B










FIG. 3B




FIG. 3C




FIG. 3D









FIG. 3E
















	_ 561		£95/		> 565				795/		569		571	•	573	\
FIG. 5D	0	9	0	M0 1 3	0	7	0		0	7	0	1	0	9	0	11
	1	Ry M0		ComCtrl M		Ft M0	1	1	1	Rye M0	1	ength MO	~	0 7	-	M0 1 12
	2	8))	2	6	2		2	சு	2	/FieldLo	2	Nbits MO	2	BitNum P
	3	11	- T	11		8x/BitNum MO 3 12 11	3	ved	m	12	3	Starbit/	m	6	က	14 B
	4	Rx M0		Bx M0	4		4		4	Rxe M0 13	4	5	4	10	4	15
	5	13	5	13	2	Rx, 13	2		2	14	5	Ry MO	2	M0 13	2	M0
	9	16	9	16	9) 16	9		9	17	9	8x M0	ص	16 16	9	8
	7	Rt M0	7	Rt M0	7	Rs/t MO 1 17	7		7	Rte MO	7	M0 16	7	₩0 I· 17		t MO. 1 16
	8	18	8	18	8	18	8	·	8	19	8	Rt 17	8	Rt 18	8	Rs/t 17
	6		മാ	ts	6	TM Offs	6	10 g TM Offs	6	TM Offs	6	TM Offs	6	S	o o	S
	10	TM Offs	10		10		10		10		10		10	TM Offs	101	TM Offs
	11		11] =		#	11		11		11		11		
	4-BII DSU STYLE	260 0000		562 0001		564 0010		0011		566 0100		568 0101		570 0110		572 0111














	1065	Cond. Ret	Previous Instruction Instr(i-4)	Previous Instruction Instr(i-3)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-1)	Instr(i+1)=ADD.S side effects are set in ASFs and ACFs
1000	1055	Execute	Previous Instruction Instr(i-3)	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-1)	The ALU executes Instr(i)=ADO.S instruction	Instr(i+1)=XV.S causes up to 5 instructions in iVLIW execute
FIG. 10	1045	Decode	Previous Instruction Instr(i-2)	Previous Instruction Instr(i-1)	he ALU deco nstr(i)=ADD nstruction	Instr(i+1)=XV.S causes up to 5 instructions in iVLIW decode	The OSU decodes the Instr(i+2)=COPY.S instruction
	1035	Xpand & Dispatch	Previous Instruction Instr(i-1)	S/P-bit indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i)=ADD.S instruction is loaded into IR2. The S/P-bit and 3-bit opcode are decoded in the S/P.	S/P-bit opcode indicate an SP XV operation. Local TM fetches occur and a native form of the Instr(i+1)=XV.S instruction is loaded into IR2. The S/P-bit, and 3-bit opcode are decoded in the S/P. The VIM address is calculated and the iVLIW is fetched from the XV VIM	S/P-bit indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+2)=COPY.S instruction is loaded into IR2	S/P-bit indicates an SP only operation. Local TM fetches occur and a native form of the Instr(i+3)=ADD.S instruction is loaded into IR2
	1025	FETCH.	SP Fetches a B-bit Instr(i)=ADD.S instruction & loads it into IR1	SP Fetches a B-bit Instr(i+1)=XV.S instruction & loads it into IR1	SP Fetches a B-bit Instr(i+2)=COPY.S instruction & loads it into IR1	SP Fetches a B-bit Instr(i+3)=ADD.S instruction & loads it into IR1	SP Fetches a B-bit instruction: Instr(i+4)
	1015	CYCLE		i+1	1+5	1+3	j+4
			1010	1020	1030	1040	1050